1				A CONTRACTOR	STATE OF THE PARTY.	No. of Concession, Name of Street, or other Designation, Name of Street, or other Designation, Name of Street, Original Property and Name of Stree	District Control	
Reg. No.	i î							

**Question Paper Code** 

11576

## B.E./B.Tech. - DEGREE EXAMINATIONS, NOV/DEC 2022

Fifth Semester

## **Electronics and Communication Engineering** 20ECPC502 - VLSI DESIGN

(Regulations 2020)

**Duration: 3 Hours** 

Max. Marks: 100

## PART-A $(10 \times 2 = 20 \text{ Marks})$

Answer ALL Questions

1.	Name the different operating modes of transistor and its current equation.	Marks, K-Level, CO 2,K1, CO1						
2.	Define body effect and write the threshold equation including the body effect.	2,K1, CO1						
3.	Define Ganged CMOS.	2,K1, CO2						
4.	Trace the recharge and evaluation modes of dynamic gates timing diagram.							
5.	Define Pipelining.	2,K1, CO2						
6.	Define Max -delay failure and Min- delay failure in sequential circuits.							
7.	List some of the identifiers used in Verilog.							
8.	Classify the timing control.	2,K2, CO4						
9.	List the use of Booth Encoder.							
10.	Examine the applications of CAM.	2,K1, CO5 2,K1, CO6						

## PART - B $(5 \times 13 = 65 \text{ Marks})$

Answer ALL Questions

11.	a)	Illustrate	about	the	Non	ideal	I-V	effects	of MOS	transistors	13,K2,CO1
		with neat	diagran	n.							

OR

- b) (i) Identify the relationship between  $V_{gs}$  versus  $V_{ds}$  versus  $I_{ds}$ . 8,K2,C01 (ii) Explain N-Well layout design rules. 5,K2,C01
- a) Explain in detail about static CMOS logic (or) complementary CMOS 13,K2,CO2 12. logic.

b) (i) Discuss in detail about the Skewed Gates. 7,K2,CO2 (ii) Explain in detail about the CVSL gates. 6,K2,CO2

13.	a)	Discuss in detail about choosing a clocking strategy.  OR	13,K2,CO3
	b)	Explain the timing issues related to sequential logic circuits.	13,K2,CO3
14.	a)	Write a Verilog program to simulate a 4 bit ripple carry adder by instantiating four full adders.	13,K3,CO4
		or a second section of the or of the second section of the section of the second section of the s	
	b)	Illustrate System tasks and Compiler Directives with examples.	13,K2,CO4
15.	a)	Explain the power and speed trade-offs with suitable case study.  OR	13,K2,CO5
	b)	Explain the operation of Carry Bypass adder with neat diagram.	13,K2,CO5
		PART - C (1 × 15 = 15 Marks)	

16. a) Explain the architecture of large memory array with sub array memory 15,K2,C06 circuitry.

OR

b) Describe the working of Multi-ported SRAM and Register file CMOS 15,K2,C06 logic circuit.