





13. a) Discuss in detail about choosing a clocking strategy. 13,K2,CO3

**OR**

b) Explain the timing issues related to sequential logic circuits. 13,K2,CO3

14. a) Write a Verilog program to simulate a 4 bit ripple carry adder by instantiating four full adders. 13,K3,CO4

**OR**

b) Illustrate System tasks and Compiler Directives with examples. 13,K2,CO4

15. a) Explain the power and speed trade-offs with suitable case study. 13,K2,CO5

**OR**

b) Explain the operation of Carry Bypass adder with neat diagram. 13,K2,CO5

**PART - C (1 × 15 = 15 Marks)**

16. a) Explain the architecture of large memory array with sub array memory circuitry. 15,K2,CO6

**OR**

b) Describe the working of Multi-ported SRAM and Register file CMOS logic circuit. 15,K2,CO6