

Reg. No.							
0	I I			9			

**Question Paper Code** 

11801

## B.E. / B.Tech. - DEGREE EXAMINATIONS, APR/MAY 2023

Seventh Semester

## **Electronics and Communication Engineering** EC8095 - VLSI DESIGN

(Regulations 2017)

**Duration: 3 Hours** 

Max. Marks: 100

## PART - A $(10 \times 2 = 20 \text{ Marks})$ Answer ALL Questions

			Marks, K-Level,CO				
1.	List the merits and demerits of scaling.						
2.	Name the different operating modes of transistor and its Current equation.						
3.	Trace the recharge and evaluation modes of dynamic gates timing diagram.						
4.	Define Logic restructuring.						
5.	. Discuss about local-skew and global skew.						
6.	6. Express the dynamic dissipation equation of CMOS inverter.						
7.	. State bit sliced data path organization.						
8.	Why is barrel shifter very useful in the designing of arithmetic circuits?						
9.	9. Name the elements in configurable logic block						
10.	0. Compare serial and parallel scan in adhoc testing.						
		PART - B ( $5 \times 13 = 65$ Marks) Answer ALL Questions					
11.	a)	Illustrate about the Non ideal I-V effects of MOS transistors With neat diagram.	13,K2,CO1				
		OR	6 W2 GO1				
	b)	Summarize the MOS model with necessary equations. (i) Simple MOS capacitance model.	6,K2,CO1				
		(ii) Detailed MOS gate capacitance and diffusion capacitance model	7,K2,CO1				
12.	a)	Express the CVSL logic for inverter, NAND and 4 Input XOR gate.	13,K2,CO2				
	<b>b</b> )	OR  (i) Paragant the static CMOS circuit for the following expressions	8,K2,CO2				
	b)	<ul><li>(i) Represent the static CMOS circuit for the following expressions.</li><li>1. F=(A[B+C])+DE)'</li><li>2. F=(A+B+CD)'</li></ul>	0,R2,C02				
		(ii) Illustrate Pseudo-nMOS circuits in detail.	5,K2,CO2				

Classify the types of power dissipation and derive the equation for 13,K2,C03 13. each parameter. OR 13,K2,CO3 Explain the timing issues related sequential logic circuits. Describe the working of ripple carry adder and derive the expression 13,K2,CO4 14. for worst case delay. OR 13,K2,CO4 Illustrate the working of 4x4 carry save multiplier with neat diagram. Summarize the number of adders. Compare it over the Wallace Tree multiplier. With neat Sketch explain the CLB, IOB and programmable 13,K2,CO5 a) 15. interconnects of an FPGA device. 13,K2,CO5 b) Explain routing procedures involved in FPGA interconnect.  $PART - C (1 \times 15 = 15 Marks)$ Draw the block diagram of BILBO\BIST and explain each unit 15,K2,CO6 16. operation. OR b) Examine the boundary scan architectures and explain how to test the 15,K2,CO6

circuit board level and system level.