Reg. No.						
_						

**Question Paper Code** 

12899

## B.E. / B.Tech. - DEGREE EXAMINATIONS, APRIL / MAY 2024

Third Semester

## **Computer and Communication Engineering** 20CCPC301 - DIGITAL LOGICS AND SYSTEM DESIGN

Regulations - 2020

Duration: 3 Hours M	lax. Ma	rks: 100
PART - A $(10 \times 2 = 20 \text{ Marks})$ Answer ALL Questions	Marks	K- Level CO
1. Infer how to convert a given binary number 110111 into a decimal number system?	r 2	K2 CO1
2. What is Fan in and Fan out of a gate?	2	K1 CO1
3. List the data types of Verilog.	2	K1 CO3
4. Illustrate the Verilog code for the AND gate.	2	K2 CO3
5. State the differences between combinational and sequential circuits.	2	K1 CO4
6. What is race around condition in flip flop?	2	K1 CO4
7. Distinguish between fundamental and pulse mode asynchronous sequentia circuits.	1 2	K2 CO5
8. Outline critical race.	2	K2 CO5
9. Write short notes on PLA.	2	K1 CO6
10. What is a volatile memory?	2	K1 CO6
PART - B (5 × 13 = 65 Marks)  Answer ALL Questions  11. a) Explain in detail the parity generator and checker circuits with an example data.	n 13	K2 CO1
OR		
b) i) Interpret the conversion of (725.25) <sub>8</sub> to its decimal, binary and Hexadecimal equivalent.	y 6	K2 CO1
ii) State the operation of RTL with a neat diagram.	7	K1 CO1
12. a) Demonstrate with Verilog codes for the design of all basic and universal gates.	d 13	КЗ СОЗ
OR	or 13	K3 CO3
b) Implement a Verilog code for Half adder and Full adder using Gate/Data Level Modelling.	5 13	N3 CO3

K2 CO4 13. a) Illustrate the design procedure of a MOD-5 synchronous counter using JK flip-flops and implement it. b) Define Shift Register and explain the operation of 4-bit SIPO and 13 K2 CO4 PIPO shift register and draw its waveforms. K2 CO5 14. a) An asynchronous sequential circuit is described by the following 13 excitation and output function.  $Y = X_1X_2 + (X_1 + X_2) Y$ , Z = Y. i) Draw the logic diagram. ii) Derive the transition table and output map. iii) Illustrate the behavior of the circuit OR b) Illustrate about different hazards that occur in sequential circuits and K2 CO5 also about the way to eliminate them. K2 CO5 13 15. a) Explain about the FPGA and CPLD. OR b) i) Illustrate the Gray to Binary code converter and derive the circuitry K2 CO6 used to realize them using PROM device. ii)Derive a combinational circuit defined by the function, F1 = K2 CO6 AB'C'+AB'C+ABC and F2 = A'BC+AB'C+ABC using PLA with minimal AND gates. PART - C  $(1 \times 15 = 15 \text{ Marks})$ 16. a) Describe the procedure of converting 8421 to Gray code converter 15 K3 CO2 also, construct the converter using only NAND gates. b) Interpret the following Boolean Function using K-map and give the K3 CO2 logic diagram using basic gates also NAND -NAND diagram.  $F(A, B, C, D) = \sum m(0.7.8.9.10.12) + \sum d(2.5.13)$