	Г		1 1					<u> </u>				٦
		Reg. No.										
	Question Paper Code12		1239	98								
B.E. / B.Tech DEGREE EXAMINATIONS, NOV / DEC 2023												
Fifth Semester												
<b>Electronics and Communication Engineering</b>												
20ECPC502 - VLSI DESIGN												
(Regulations 2020)												
Duration: 3 Hours Max. Mar							ks: 100					
PART - A (10 × 2 = 20 Marks) Answer ALL Questions												
1.	Write down the equation for describe	ing the cl	hanı	nel l	engt	th	modu	ılati	on	K-Le	arks, evel, 2,CC	<b>CO</b>
2.	What is Logical effort of a gate?									2,K	1,CC	)]
3.	Draw the footed Inverter.									2,K	2,CC	)2
4.	What are skewed gates?									2,K	1,CC	)2
5.	Define Clock Jitter.									2,K	1,CC	)3
6.	List the properties of a Schmitt trigger.									2,K	1,CC	)3
7.	Distinguish between == and === in Ver	ilog.								2,K	2,CC	)4
8.	What are compiler directives?	C								2,K	1,CC	)4
9.	List out the components of data path.									2,K	1,CC	)5
10.	State radix-2 booth encoding table.									2,K	1,CC	)5

# **PART - B (5 × 13 = 65 Marks)**

### Answer ALL Questions

11. a) Draw the stick diagram and layout diagram for a three input NAND <sup>13,K2,CO1</sup> and NOR gates.

# OR

- b) Describe the equation for source to drain current in three regions of <sup>13,K2,CO1</sup> operation of MOS Transistor and draw its IV Characteristics.
- 12. a) Discuss the structure and working of pass transistor and transmission <sup>13,K2,CO2</sup> gate logic with neat diagrams.

# OR

- b) Illustrate the following circuits in detail. (i) Pseudo-nMOS,
  - (ii) Ganged CMOS. 7,K2,CO2

13. a) Explain the working principle of Astable and Monostable <sup>13,K2,CO3</sup> multivibrators.

OR

- b) Explain about static power and dynamic power dissipation in detail. *13,K2,CO3*
- 14. a) Draw the logic diagram of a 4 to 1 MUX using logic gates and write a <sup>13,K3,CO4</sup> Verilog HDL code for the same in gate level modeling.

#### OR

- b) Describe the three ways of specifying delays in continuous assignment <sup>13,K2,CO4</sup> statements.
- 15. a) Perform multiplication of -13 and 7 using Modified Booth Algorithm. *13,K3,C05*

### OR

b) Explain in detail the design of CMOS Static full adder circuit. 13,K2,CO5

# **PART - C (1 × 15 = 15 Marks)**

16. a) Discuss the various memory architectures in detail with neat diagrams. <sup>15,K3,CO6</sup>

### OR

b) Construct a 4x4 NAND and NOR ROM array to store 1101,1001, 0001 *15,K3,C06* and 1111.