		Reg. No.										
	Question Paper Code	e 12	654									
B.E. / B.Tech DEGREE EXAMINATIONS, APRIL / MAY 2						202	24					
	Second S		,									
	Information	Fechnolog	y									
(Common to Computer Science and Engineering, Computer and Communication and Cyber												
	Securi	ty)										
20ESIT203	- DIGITAL PRINCI	PLES ANI) SY	ST	EM	[D]	ESI	GN				
	Regulation	is - 2020										
Duration: 3 Hours							Ma	x. N	Iark	s: 10	0	
PART - A $(10 \times 2 = 20 \text{ Marks})$ Answer ALL Questions				Ι	Marks	K– Level	со					
1. Convert Y=A+BC'+AB+A'BC into canonical form.					2		<i>CO1</i>					
2. Convert a given binary number 110111 into a decimal number system.					2	K2	C01					
3. Draw the logic diagram of a 3 bit adder.					2	K1	<i>CO2</i>					
4. Define priority encoder.					2	K1	<i>CO2</i>					
5. Draw the state diagram of 3 bit Up/ Down Synchronous Counter.					2	Kl	CO3					
6. Differentiate synchronous and asynchronous circuits.					2	K2	СОЗ					
7. Differentiate between cycles and races.					2	K2	<i>CO</i> 5					
8. Define Hazards and mention its types.					2	Kl	<i>CO5</i>					
9. Differentiate between EEPROM and PROM.					2	K2	<i>CO6</i>					
10. Define memory decoding.					2	K1	<i>CO6</i>					
	PART - B (5 × 13	= 65 Mark	s)									
	Answer ALL Q	Juestions										
	al Sum of Products rep ,22,24,26) + $\sum d (0,11,7)$ OR) =	13	K2	<i>CO1</i>	
i. Commutative	the the following in Bo Law	oolean Alg	ebra						13	K2	CO1	
ii Associative 1	211/											

ii. Associative law

iii. Distributive Law

- iv. DeMorgan's Theorem
- v. Absorption Theorem
- 12. a) Illustrate a 4-bit magnitude comparator with three outputs : A<B, 13 K2 CO2 A=B, A>B.

OR

K1 – Remember; K2 – Understand; K3 – Apply; K4 – Analyze; K5 – Evaluate; K6 – Create 12654

	b) i)	Illustrate 4 x 16 decoder using two 3 x 8 decoders with enable input.	7	K2	<i>CO2</i>			
	ii)	Find the following functions using a multiplexer. $F(W,X,Y,Z) = \sum m$ (0,1,3,4,8,9,15).	6	K2	CO2			
13.	a)	Illustrate with diagram the logic circuit of SR Flip-flop using D flip- flop and T flip-flop.	13	K2	СО3			
	b)	OR Explain in detail about the following registers: (a)Serial in Serial out register. (b)Serial in Parallel out register.	13	K2	СО3			
14.	a)	Give hazard-free realization for the following boolean function. (a) $F(I,J,K,L) = \sum (1,3,4,5,6,7,9,11,15)$ (b) $F(W,X,Y,Z) = \sum (0,2,3,4,6,7,8,9,11,13)$ OR	13	K2	<i>CO5</i>			
	b)	Design an asynchronous sequential circuit that has 2 inputs x2 and x1 and 1 output z, when $x1=0$ the output z is 0 the first change in x2 that occurs while x1 is 1 will cause output z to be 1 the output z will remain 1 until x1 returns to zero.	13	K2	<i>CO5</i>			
15.	a)	Implement the following function using PAL. F1 (A, B,C) = $\Sigma(1, 2, 4, 6)$; F2 (A, B, C) = $\Sigma(0, 1, 6, 7)$; F3 (A, B,C) = $\Sigma(1, 2, 3, 5, 7)$.	13	K2	<i>CO6</i>			
	b) i)	OR A combinational circuit is defined by the functions: $F1=\sum m(3,5,7)$	6	K2	<i>CO6</i>			
	, ,	$F2=\sum m(4,5,7)$ implement the circuit with PLA having 3 inputs, 3 product terms and two outputs.						
	ii)	Draw the PLA circuit to implement the logic functions A'BC+AB'C+AC' and A'B'C'+BC.	7	K2	<i>CO6</i>			
	PART - C (1× 15 = 15 Marks)							
16.	a)	Demonstrate the characteristics of T flip-flop and SR flip-flop using the Verilog HDL.	15	K2	<i>CO4</i>			
		OR						

- OR
- b) Discuss about n: 2^n Decoder with dataflow modelling with the n value 15 K2 CO4 is 3 and write a program using Verilog HDL.