


- | | | | |
|--|---|----|-----|
| 16. Outline the term Dynamic Hazard in digital logic circuits. | 2 | K2 | CO3 |
| 17. How many flip-flops are required to build a binary counter that counts from 0 to 7? | 2 | K2 | CO4 |
| 18. List any four applications of Flip flop. | 2 | K2 | CO4 |
| 19. Infer the term programmable logic array? Analyze how it differs from ROM? | 2 | K2 | CO5 |
| 20. List the various operators of VHDL. | 2 | K1 | CO5 |
| 21. Identify the digital component is used for counting time intervals in a stopwatch? | 2 | K3 | CO6 |
| 22. Identify the parameter that determines the signal-change timing in a digital traffic light controller. | 2 | K3 | CO6 |

PART - C (6 × 11 = 66 Marks)

Answer ALL Questions

- | | | | | |
|-----------|---|----|----|-----|
| 23. a) | Explain TTL NAND gate and explain its working with a neat diagram. | 11 | K2 | CO1 |
| OR | | | | |
| b) | Compare the characteristics and performance of TTL, CMOS, and ECL logic families in terms of speed, power consumption, and noise immunity. Suggest suitable applications for each family. | 11 | K2 | CO1 |
| 24. a) | Identify and Minimize the following logic function using K-maps. Also realize using NAND gates. $F(A,B,C,D) = \sum m(1,3,5,8,9,11,15) + d(2,13)$ | 11 | K3 | CO2 |
| OR | | | | |
| b) | $F(A,B,C,D) = \sum m(7,13,14,15) + \sum d(2,5,12)$
Develop K-Map and implement the function using logic diagram. | 11 | K3 | CO2 |
| 25. a) | Develop the circuit that implements an 8-to-3 binary encoder with neat diagram. | 11 | K3 | CO3 |
| OR | | | | |
| b) | Develop a full adder using two half adders. | 11 | K3 | CO3 |
| 26. a) | Analyze state reduction if possible after designing a clocked synchronous sequential logic circuit using JK flip flops for the following state diagram. Use state reduction if possible. | 11 | K4 | CO4 |



OR

- | | | | | |
|----|--|----|----|-----|
| b) | Analyse the 4-bit SISO, SIPO, PISO and PIPO shift registers and explain its waveforms. | 11 | K4 | CO4 |
|----|--|----|----|-----|

27. a) Experiment with the design of BCD to Excess 3 code converter using PLA. Illustrate the design detail along with the PLA program table? 11 K3 CO5

OR

- b) (i) Build data flow modeling style in VHDL to code for 4:1 multiplexer along with detailed explanation. 06 K3 CO5

- (ii) Construct dataflow modeling in VHDL to describe 1:4 de-multiplexer in detail. 05 K3 CO5

28. a) A college canteen plans to automate its snack vending process, where customers insert coins and select an item from three available options. Develop a digital logic circuit for an automatic vending machine that dispenses one of three items based on coin input and selection switch. Develop the truth table, state transition diagram, and circuit implementation using flip-flops and logic gates. 11 K3 CO6

OR

- b) In a manufacturing plant, a conveyor belt system is used to automatically sort products based on size and colour using digital sensors. Construct a digital control system for the industrial automation process (conveyor belt sorting). Develop the block diagram, sensor logic, and control sequence using logic circuits. 11 K3 CO6