

- | | | | |
|--|---|----|-----|
| 19. Illustrate the equation for the propagation delay of N bit ripple carry adder. | 2 | K2 | CO4 |
| 20. Show why the partial sum adders are arranged in tree like fashion. | 2 | K2 | CO4 |
| 21. Compare the differences between standard IC and custom IC. | 2 | K2 | CO5 |
| 22. Interpret about antiques. | 2 | K2 | CO5 |

PART - C (6 × 11 = 66 Marks)

Answer ALL Questions

- | | | | | | |
|-----------|--------|--|----|----|-----|
| 23. | a) | Explain the equation for source to drain current in the three regions of MOS transistor. | 11 | K2 | CO1 |
| OR | | | | | |
| | b) | Summarize about the CV characteristics of MOS transistor along with neat sketches. | 11 | K2 | CO1 |
| 24. | a) | Develop the Dual Rail Domino Logic families with necessary diagrams. | 11 | K3 | CO2 |
| OR | | | | | |
| | b) | Apply the following power dissipation techniques and its impact in CMOS inverter circuits.
(i) Static dissipation.
(ii) Dynamic dissipation. | 11 | K3 | CO2 |
| 25. | a) | Explain the various sources of clock skew and jitter with necessary diagrams. | 11 | K2 | CO3 |
| OR | | | | | |
| | b) | Summarize about Multiplexer-Based Latches with neat diagram. | 11 | K2 | CO3 |
| 26. | a) | Construct the Manchester carry chain adder with a neat diagram and supporting equations. | 11 | K3 | CO4 |
| OR | | | | | |
| | b) | Build a booth multiplier with necessary diagrams and calculations. | 11 | K3 | CO4 |
| 27. | a) | Explain the ASIC design flow with a neat diagram. | 11 | K2 | CO5 |
| OR | | | | | |
| | b) | Summarize about the Boundary Scan in detail with supporting diagrams. | 11 | K2 | CO5 |
| 28. | a) (i) | Build a Wallace tree multiplier and explain its working with neat diagrams. | 6 | K3 | CO4 |
| | (ii) | Illustrate Configurable Logic Blocks with neat diagrams. | 5 | K2 | CO5 |
| OR | | | | | |
| | b) (i) | Construct a Carry Bypass adders and identify its delay equations. | 6 | K3 | CO4 |
| | (ii) | Illustrate Input output Block with neat diagrams. | 5 | K2 | CO5 |