	Reg. No.		
	Question Paper Code12220		
	B.E. / B.Tech - DEGREE EXAMINATIONS, NOV / DEC 2	2023	
	Flectronics and Communication Engineering		
	ECONDE VI SI DESICN		
	EC0095 - VLSI DESIGN		
	(Regulations 2017)		
Duration: 3 Hours Max. M		ax. Marks: 100)
	PART - A $(10 \times 2 = 20 \text{ Marks})$ Answer ALL Questions		
1.	Define Body bias effect.	Mark K-Level, 2,K1,C	is, , CO CO1
2	What are the objectives of Layout rules and write its types	2,K1,C	201
2. 3.	Implement a 2:1 multiplexer using pass transistor.	2,K2,C	202
4.	Sketch the sense amplifier based CMOS circuit.	2,K2,C	202
5.	Compare and contrast synchronous design and asynchronous design.	2,K1,C	203
6		2 K1 C	2013

0.	Denne Clock Skew.	2,81,005
7.	Why is barrel shifter very useful in the designing of arithmetic circuits?	2,K1,CO4
8.	Determine the propagation delay of n-bit Ripple Carry Adder.	2,K2,CO4
9.	Name any two types of routing in FPGA.	2,K2,CO5
10	What are feed through cells? State their uses	2,K2,CO5

What are feed through cells? State their uses. 10.

PART - B $(5 \times 13 = 65 \text{ Marks})$

Answer ALL Questions

11. Draw the CMOS inverter and discuss its DC characteristics. Write the 13,K2,CO1 a) conditions for the different regions of operations.

OR

- Discuss the mathematical equations that can be used to model the drain 13,K2,CO1 b) current and diffusion capacitance of MOS transistors.
- Explain the properties and operation of dynamic CMOS logic with neat 13,K2,CO2 12. a) diagram.

OR

13,K2,CO2 Illustrate the Schmitt trigger and explain its CMOS implementation b) with neat diagram.

13. a) Analyze clock skew, clock jitter and explain its combined impact in ^{13,K3,CO3} detail.

OR

- b) Examine the timing basics and explain the clock distribution ^{13,K3,CO3} techniques in synchronous design in detail.
- 14. a) Design a 4X4 array multiplier and write down the equation for delay ^{13,K3,CO4} with appropriate diagram.

OR

- b) Design a 4 bit barrel shifter and Logarithmic shifter and explain its ^{13,K3,CO4} operation in detail.
- 15. a) Explain in detail about the FPGA building block architectures with ^{13,K2,CO5} neat diagram.

OR

b) With neat Sketch explain the CLB, IOB and programmable ^{13,K2,CO5} interconnects of an FPGA device.

PART - C (1 × 15 = 15 Marks)

16. a) Compare the architecture of different scan based testing method of ^{15,K3,CO6} CMOS circuits.

OR

b) Draw the block diagram of BILBO\BIST and explain each unit ^{15,K3,CO6} operation.